Efficient Stochastic Pruning for Variability-Driven Dual-Vth Leakage Optimization

نویسندگان

  • Azadeh Davoodi
  • Ankur Srivastava
چکیده

VLSI design optimization requires evaluation of different solutions, to determine the superiority of one over the other. Typically, a solution is superior if it has a better associated timing and cost. In the presence of fabrication variability, the timing and cost of a solution become random variables with spatial and functional correlations. Therefore the evaluation of solutions shall be performed probabilistically (probability that a solution has better cost and timing). In this paper we propose three methods for fast and accurate probabilistic superiority evaluation, for the dual-Vth leakage optmization problem under process variations. These include regular Monte Carlo simulation (as a basis of comparison), joint-pdf approximation using moment matching, and bound-based Conditional Monte Carlo simulation. Experimental results show that joint-pdf based approximation is very fast, however it results in suboptimal solutions due to lower accuracy. The Conditional Monte Carlo method is on average 20 times faster than regular Monte Carlo, but slower than approximating jointpdf. It also results in on average about 18% improvement in leakage, when compared to joint-pdf approximation. The Monte Carlo simulation is extremely slow and incapable of being incorporated in an optimization framework.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Interdependency Study of Process and Design Parameter Scaling for Power Optimization of Nano-CMOS Circuits under Process Variation

In sub-65nm CMOS technology, switching power and gate as well as subthreshold leakage power are the major components of total power dissipation. To achieve power-performance tradeoffs one varies different process (Tox, K, Vth,) and design parameters (VDD, W). Techniques for (i) dual-K and dual-Tox have been proposed to reduce gate leakage, (ii) dual (multiple)-Vth has been introduced to minimiz...

متن کامل

Behavioral level dual-vth design for reduced leakage power with thermal awareness

Dual-Vth design is an effective leakage power reduction technique at behavioral synthesis level. It allows designers to replace modules on non-critical path with the highVth implementation. However, the existing constructive algorithms fail to find the optimal solution due to the complexity of the problem and do not consider the on-chip temperature variation. In this paper, we propose a two-sta...

متن کامل

Title of dissertation : Optimization Schemes for Variability - Driven VLSI Design Automation Azadeh

Title of dissertation: Optimization Schemes for Variability-Driven VLSI Design Automation Azadeh Davoodi, Doctor of Philosophy, 2006 Dissertation directed by: Professor Ankur Srivastava Department of Electrical and Computer Engineering Today’s IC design is facing several challenges due to increasing circuit complexity and decreasing feature size, as it pushes to extend Moore’s law into nano-sca...

متن کامل

DOE-ILP Assisted Conjugate-Gradient Optimization of High-κ/Metal-Gate Nano-CMOS SRAM

Low power consumption and stability in Static Random Access Memories (SRAMs) is essential for embedded multimedia and communication applications. This paper presents a novel design flow for power minimization of nano-CMOS SRAMs, while maintaining their stability. A 32 nm High-κ/Metal-Gate SRAM has been used as example circuit. The baseline SRAM circuit is subjected to power minimization using a...

متن کامل

Gate-Level Dual-Threshold Static Power Optimization Methodology (GDSPOM) Using Path-Based Static Timing Analysis (STA) Technique

This paper describes a novel gate-level dual-threshold static power optimization methodology (GDSPOM), which is based on the static timing analysis (STA) technique for designing high-speed low-power SOC applications using 90 nm multi-threshold complementory metal oxide semiconductor (MTCMOS) technology. The cell libraries come in fixed threshold—high Vth for good standby power and low Vth for h...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2005